5

10

DIGITAL CLOCK RECOVERY SYSTEM ABSTRACT OF THE DISCLOSURE

A digital clock recovery circuit. The digital clock recovery circuit uses a lumped delay line and a digital phase detector to form a recovered clock signal. The recovered clock signal is limited to one clock period of the delay line so as to prevent false locking.

DMC:PYI:rmw

C:\NRPORTBL\CPHIRV\RMW\1050210_3.DOC

30

35